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ABSTRACT 
In this work, we demonstrate high performance indium-tin-oxide (ITO) transistors with 
the channel thickness down to 1 nm and ferroelectric Hf0.5Zr0.5O2 as gate dielectric. On-current 
of 0.243 A/mm is achieved on sub-micron gate-length ITO transistors with a channel thickness 
of 1 nm, while it increases to as high as 1.06 A/mm when the channel thickness increases to 2 
nm. A raised source/drain structure with a thickness of 10 nm is employed, contributing to a low 
contact resistance of 0.15 Ω⋅mm and a low contact resistivity of 1.1×10-7 Ω⋅cm2. The ITO 
transistor with a recessed channel and ferroelectric gating demonstrates several advantages over 
2D semiconductor transistors and other thin film transistors, including large-area wafer-size 
nanometer thin film formation, low contact resistance and contact resistivity, atomic thin channel 
being immunity to short channel effects, large gate modulation of high carrier density by 
ferroelectric gating, high-quality gate dielectric and passivation formation, and a large bandgap 
for the low-power back-end-of-line (BEOL) CMOS application.  
KEYWORDS: indium tin oxide, wide bandgap, oxide semiconductor, hafnium zirconium oxide, 
ferroelectric, ultrathin body 
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The complementary metal-oxide-semiconductor (CMOS) scaling is the driven force of 
the progress in microelectronic technology. Transistors with ultrathin semiconductor channel are 
well-known to enhance the electrostatic gate control and the immunity to short channel effects, 
and to further shrink the size of transistors in the integrate circuit. Therefore, 2-dimensional (2D) 
van der Waals materials, as atomically thin semiconductors, attract wide attentions as channel 
materials for the next-generation microelectronic device over the past decade.1–11 However, there 
are three major limitations for 2D materials that limit the application of 2D materials as transistor 
channels in CMOS integrate circuits. The first limit is the high contact resistance in 2D 
transistors in general due to the existing Schottky barriers at metal/2D semiconductor interfaces 
and the lack of proper doping techniques in 2D materials.3,4,7 The 2D semiconductor underneath 
source/drain contact metals is also atomic thin, which limits the current flow to the channel, 
resulting in a high access resistance. The second challenge is to grow large-area or wafer-scale 
single crystal 2D semiconductor compatible for CMOS integration.12 The third drawback is that 
it is fundamentally difficult to form high-quality gate dielectrics with low interface trap density 
on top of 2D materials, because there is no dangling bond on 2D surface and the conventional 
atomic layer deposition cannot be chemically initiated.11 
Thin-film transistors (TFTs) with oxide semiconductor channel, such as Indium-Gallium-
Zinc-Oxide (IGZO), are widely studied for display applications. But there is very rare study to 
apply thin-film transistor technology for BEOL CMOS digital applications. Indium-Tin-Oxide 
(ITO) is a n-type degenerated semiconductor with an optical bandgap of 3.5-4.3 eV and 
frequently used as a transparent “metal” layer due to its very high electron doping introduced by 
Sn. The typical electron density of ITO as a transparent conductor is about 1020-1021 /cm3, which 
is usually too high as a transistor channel. ITO transistors were reported by forming a more 
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semiconducting type channel with an electron density of ~1019 /cm3 and good current on/off ratio 
as a switch.13–17 Ferroelectric gating was also reported to enhance the gate controllability.13 Li et 
al. recently reported a high-performance ITO transistor with channel thickness down to 4 nm. 
On-current (ION) exceeding 1 A/mm was achieved on a device with 10 nm thick ITO channel at a 
channel length of 200 nm, demonstrating that ITO TFT can be a promising candidate for low-
power high-performance device application.16 Further reduction of ITO channel thickness is 
highly demanded to further improve the immunity to short channel effects for transistor scaling. 
Beyond ITO, scaled devices on W-doped In2O3 (IWO) or IGZO are also being investigated 
now.18,19 More importantly, TFT with oxide semiconductor as channel recently attract revived 
interest since it can be applied in BEOL compatible transistors for monolithic 3D integration.20 
In this work, we report ITO transistors with 1-nm and 2-nm thick channel and 
ferroelectric (FE) hafnium zirconium oxide (HfZrO2 or HZO) as gate insulator. Highly doped 
ITO with 3D carrier density (n3D) of 1.7×1020 /cm3 is employed, which enables the channel 
thickness (Tch) scaling down to 1 nm. The high polarization charge density in FE HZO21–25 
enhances the gate controllability so that the high carrier density can be fully depleted. A raised 
source/drain structure is applied so that low contact resistance (Rc) of 0.15 Ω⋅mm and low 
contact resistivity (ρc) of 1.1×10-7 Ω⋅cm2 are achieved. High ION of 1.06 A/mm is achieved on 
ITO transistor with Tch=2 nm and 0.243 A/mm with Tch=1 nm with sub-micron channel length. 
Therefore, high performance ITO transistors with low contact resistance and ultrathin channel 
are obtained simultaneously, which overcomes fundamental challenges of 2D semiconductors. 
These results suggest ITO as a promising channel material for BEOL CMOS application. 
RESULTS AND DISCUSSION 
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Fig. 1(a) illustrates the schematic diagram of an ITO transistor with recessed 1-nm thick 
channel and ferroelectric gating. The gate stack includes heavily boron-doped silicon (p+ Si, 
resistivity < 0.005 Ω⋅cm) as gate electrode and 20 nm FE HZO/3 nm Al2O3 as gate insulator. 80 
nm Ni is used for source/drain electrodes. The thickness of ITO underneath the source/drain 
electrodes is 10 nm while the thickness of ITO channel is 1 nm or 2 nm. Fig. 1(b) shows photo 
images of fabricated ITO transistor, Hall bar and transmission line model (TLM) structures, 
capturing the ITO channel, Ni electrodes and SiO2 for test pads isolation.  
Fig. 1(c) shows the Rxy versus B field in Hall measurement of 10 nm ITO with floating 
gate at room temperature. From the Hall measurement, bulk doping concentration n3D of 
1.7×1020 /cm3 and Hall mobility (μHall) of 16.7 cm2/V⋅s are determined. Without considering the 
surface states, we can estimate n2D of 1.7×1013 /cm2 for a 1nm-channel at zero gate bias, which is 
about the right carrier density range to be modulated and controlled by an electrostatic gate, 
suggesting recess channel can be used to enhance the on/off ratio. Fig. 1(d) shows resistance (R) 
versus length (L) characteristics in TLM measurement of 10 nm ITO with Ni contacts. Rc of 0.15 
Ω⋅mm, sheet resistance (Rsh) of 2114 Ω/□ and transfer length (LT) of 0.07 μm are extracted by 
linear fitting of R with respect to L. Contact resistivity (ρc) of 1.1×10-7 Ω⋅cm2 are achieved 
according to LT = √ρc/Rsh . Due to near metallic ITO characteristic, obtained Rc and ρc are 
much better than those typically obtained from 2D van der Waals materials.4,7,10 
Fig. 2(a) shows a transmission electron microscopy (TEM) image of Ni/Al2O3/HZO/Si 
stack, capturing the amorphous Al2O3 and polycrystalline HZO. Fig. 2(b) shows the X-ray 
diffraction (XRD) spectrum of FE HZO, confirming the HZO crystal contains orthorhombic 
phase, which leads to the ferroelectricity of HZO. Fig. 2(c) shows the P-V measurement of 20 
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nm HZO/3 nm Al2O3 capacitor with 10 nm ITO as top electrode and p+ Si as the bottom 
electrode, where the voltage is applied to the p+ Si electrode. The high polarization and 
ferroelectric hysteresis loop confirm the ferroelectricity of this structure. The corresponding C-V 
measurement at 1 kHz on the same device is shown in Fig. S1 in supporting information, 
showing a typical ferroelectric C-V hysteresis loop. Capacitance at negative voltage is lower than 
that at positive voltage because of the depletion of ITO as a degenerated semiconductor. Note 
that maximum polarization over 20 μC/cm2 corresponds to 2D electron density (n2D) over 1014 
/cm2. The P-V measurement gives two clear indications except for the confirmation of 
ferroelectricity. The first is n2D in 10-nm ITO is higher than 1014 /cm2, which is consistent with 
Hall measurement in Fig. 1(c), suggesting a recess channel is necessary for sufficient gate 
control. ITO transistor with Tch of 10 nm cannot be switched off by both conventional gating and 
ferroelectric gating, as shown in Fig. S3 in supporting information. The second indication is 
HZO/Al2O3/ITO oxide/oxide interface has a relatively low interface trap density compared to the 
FE polarization density. So, it could achieve a gate control of n2D over 1014/cm2, similar to ion-
liquid gating. Such gate control by ferroelectric polarization plays an important role to realize the 
high-performance ITO transistor in this work. 
Fig. 3(a) and 3(b) shows the ID-VGS and ID-VDS characteristics of an ITO transistor with 
channel length (Lch) of 0.6 μm and Tch of 2 nm, exhibiting ION of 1.06 A/mm and on/off ratio 
over 6 orders of magnitude. ID in off-state is the result of gate leakage current, as shown in Fig. 
S12, suggesting optimizing the gate stack can further improve the on/off ratio. The inset of Fig. 
3(a) is the AFM measurement of the 2-nm thick ITO channel. Fig. 3(c) and 3(d) shows the ID-
VGS and ID-VDS characteristics of an ITO transistor with Lch of 0.8 μm and Tch of 1 nm, 
exhibiting ION of 0.243 A/mm. The inset of Fig. 3(c) is the AFM measurement of the 1-nm thick 
 7 
ITO channel. ION of ITO transistors with channel thickness at 1 nm to 2 nm range are 
significantly higher than most of the reported 2D transistors with reasonable on/off ratio.1-11 The 
hysteresis in ID-VGS curve in Fig. 3(a) and 3(c) are the result of ferroelectric polarization and the 
minor hysteresis loop. To further understand this phenomenon, an ITO transistor with Lch of 3 
μm and Tch of 2 nm is measured by applying different voltage sweep ranges. As shown in Fig. S6 
in supporting information, the ID-VGS characteristics have a smaller hysteresis at reduced voltage 
sweep range (from 15 V to 4 V). The ID-VGS characteristics of ITO transistors with Tch of 1 nm 
and 2 nm and Lch from 40 μm down to 1 μm are summarized in Fig. S7 and Fig. S8 in supporting 
information, showing similar characteristics to short channel devices except for channel length 
dependent on-current. Fig. 3(e) shows ION versus 1/Lch scaling metrics of ITO transistor with Tch 
of 1 nm and 2 nm at VDS=4 V, suggesting channel length scaling can bring further performance 
benefit. The ION versus 1/Lch scaling metrics follows a linear trend until 1 μm. Considering the 
geometry screen length of ITO transistors16 (λ=3.3 nm for 2-nm ITO and λ=2.4 nm for 1-nm 
ITO), the deviation from 1/Lch scaling at sub-micron channel is likely to be the result of mobility 
degradation by self-heating effect, instead of short channel effects. Source/drain series resistance 
(RSD) are extracted to be 0.14 Ω⋅mm and 0.15 Ω⋅mm for ITO transistors with Tch of 1 nm and 2 
nm, by linear fitting of on-resistance versus channel length at different VGS, as shown in Fig. S9 
in supporting information, which is even smaller than the value obtained from TLM 
measurements in Fig. 1(d). 
Fig. 4 shows the effective mobility (μeff) of 1-nm and 2-nm ITO extracted from drain 
conductance (gd) in ID-VDS characteristics, where μeff =
gdLch
WchQn
 and Qn is the channel mobile 
charge density and Wch is the channel width. μeff of 26.0 cm2/V⋅s and 6.1 cm2/V⋅s are achieved 
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for 2-nm and 1-nm thick ITO, respectively. The mobility degradation with decreasing channel 
thickness is attributed to the increasing surface scattering, as also shown in the surface roughness 
study in Fig. S2. Mobility could be improved by atomic layer deposition (ALD) surface 
passivation or reducing the surface roughness. The field-effect mobility (μFE) are extracted from 
transconductance (gm) using μFE =
gmLch
WchCoxVDS
. μFE of 27.0 cm2/V⋅s and 6.5 cm2/V⋅s are achieved 
for 2-nm and 1-nm thick ITO, which are consistent with effective mobilities. Carrier density can 
be estimated according to ID=n2DqμE, where n2D is the 2D carrier density, q is the elementary 
charge, μ is the mobility, E is the source to drain electric field. According to this equation, the 
carrier density in 1-nm and 2-nm ITO channel can be calculated as shown in Fig. S10. Carrier 
density of 1-nm and 2-nm ITO are similar, with maximum n2D about 0.8×1014 /cm2. Such higher 
channel carrier density oxide/oxide interface far beyond polar semiconductor interface and the 
enhanced modulation of carrier density with high on/off ratio is because of the strong 
ferroelectric polarization switching.  
The recess channel and ferroelectric gating device structure is critical to realize high 
performance and ultrathin body ITO transistor with several advantages compared to 2D 
semiconductors and low doped ITO transistors: (i) Large-area wafer-size nanometer thin ITO 
films can be formed by conventional sputtering technique and the process temperature fulfills the 
BEOL requirement of lower than 350 oC. (ii) Thick and heavily doped ITO under source/drain 
electrodes contributes to the low contact resistivity and contact resistance. (iii) Heavily doped 
ITO enables channel thickness scaling down to 1 nm, comparable to atomic-scale single-layer or 
bi-layer 2D van der Waals semiconductor channels. (iv) 1-nm thick channel offers excellent 
immunity to short channel effects which provides a clear route to further scale down the device 
down to sub-10nm region with much higher device performance. (v) The high polarization 
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density in ferroelectric gate insulator provides sufficient gate modulation of the high carrier 
density in ITO channel. (vi) ALD passivation and dielectric can be applied to ITO channel easily 
because it is a 3D material with dangling bond on the surface being different from 2D van der 
Waals surface. (vii) ITO offers a semiconductor bandgap as high as 3.5-4.3 eV with the potential 
for power electronics application. These advantages and the demonstrated high performance 
transistors suggest ITO is a promising oxide channel material for BEOL CMOS applications. 
CONCLUSION 
In conclusion, high performance ITO transistors with 1-nm and 2-nm thick channel and 
ferroelectric gating are demonstrated. High ION of 1.06 A/mm and 0.243 A/mm is achieved on 
ITO transistors with Tch=2 nm and 1 nm, respectively. A raised source/and drain structure is 
employed so that low contact resistance of 0.15 Ω⋅mm and low contact resistivity of 1.1×10-7 
Ω⋅cm2 are achieved. Low contact resistance and ultrathin channel are obtained simultaneously, 
which overcomes the fundamental limitations of 2D semiconductors. The advantages of ITO 
transistor suggest ITO as a promising oxide channel material for BEOL CMOS applications. 
METHODS 
Device Fabrication. The device fabrication process started with ALD of 20 nm HZO and 3 nm 
Al2O3 on p+ Si substrate. The ALD HZO and Al2O3 were deposited at 200 °C, using 
[(CH3)2N]4Hf (TDMAHf), [(CH3)2N]4Zr (TDMAZr), (CH3)3Al (TMA) and H2O as the Hf, Zr, 
Al, and O precursors. The Hf1−xZrxO2 film with x=0.5 was achieved by controlling HfO2:ZrO2 
cycle ratio to be 1:1. After the deposition of HZO/Al2O3 stack, the samples were annealed at 500 
°C in N2 environment for 1 min by rapid thermal annealing. 10 nm ITO was deposited by RF 
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sputtering from a 15 cm diameter target with a composition of 90 wt% In2O3 and 10 wt% SnO2 
and with a target-to-substrate distance of approximately 20 cm. The sputtering power was 650 W 
in an argon ambient with a working pressure of 2×10-3 torr after achieving a base pressure of at 
least 2×10-6 torr. A four-minute pre-sputter was completed for surface contaminant removal and 
the process was completed without supplemental heating. Device isolation was then performed 
by wet etching of ITO using hydrochloric acid solution (HCl, 20%). 50 nm SiO2 was then 
deposited by e-beam evaporation for the isolation of source/drain pads, which can effectively 
reduce the leakage current and parasitic capacitance introduced by non-ideal test pads. 80 nm Ni 
was then deposited as source/drain electrodes. Channel recess was done by wet etching using 
diluted HCl solution (3.4%), so that the etch rate of ITO can be accurately controlled at 
nanometer scale, where the etch rate is about 1 nm/s, as shown in Fig. S1 in supporting 
information. 
Device Characterization. The thickness of the ITO was measured using a Veeco Dimension 
3100 atomic force microscope (AFM) system. Electrical characterization was carried out with a 
Keysight B1500 system with a Cascade Summit probe station.  
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Figure 1 (a) Schematic diagram of an ITO transistor with 1-nm thick recess channel. The gate stack includes p+ 
Si as gate electrode and 20 nm ferroelectric HZO/3 nm Al2O3 as gate insulator. 80 nm Ni is used for source/drain 
electrodes. The thickness of ITO underneath the source/drain electrodes is 10 nm while the thickness of ITO 
channel is 1 nm or 2 nm, controlled by wet etching. (b) Photo images of experimental ITO transistor, Hall bar 
and TLM structures. 50 nm SiO2 is used under source/drain pads to reduce the leakage current between gate and 
source/drain pads. (c) Rxy versus B field in Hall measurement of 10 nm ITO with floating gate. Electron density 
of 1.7×1020 /cm3 and Hall mobility of 16.7 cm2/V⋅s are extracted. (d) TLM measurement of 10 nm ITO with Ni 
contacts. Low contact resistance of 0.15 Ω⋅mm and low contact resistivity of 1.1×10-7 Ω⋅cm2 are achieved. 
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Figure 2 (a) TEM image of Ni/Al2O3/HZO/Si stack, capturing amorphous Al2O3 and polycrystalline HZO. (b) 
XRD measurement of ferroelectric HZO, showing the HZO crystal contains orthorhombic phase. (c) P-V 
measurement of p+ Si/20 nm HZO/3 nm Al2O3/10 nm ITO stack, showing clear ferroelectric polarization 
switching. The maximum polarization is greater than 20 μC/cm2, corresponding to a 2D electron density over 
1014 /cm2, indicating 10 nm ITO has a carrier density over 1014 /cm2, which is consistent with Hall measurement 
in Fig. 1(c). 
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Figure 3 (a) ID-VGS and (b) ID-VDS characteristics of an ITO transistor with channel length of 0.6 μm and channel 
thickness of 2 nm, exhibiting on-current of 1.06 A/mm and on/off ratio over 6 orders. (c) ID-VGS and (d) ID-VDS 
characteristics of an ITO transistor with channel length of 0.8 μm and channel thickness of 1 nm, exhibiting on-
current of 0.243 A/mm. (e) ION scaling metrics of ITO transistors with channel thicknesses of 1 nm and 2 nm at 
VDS=4 V.  
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Figure 4 Effective mobility versus gate voltage, extracted from output conductance of ITO transistors. μeff of 
26.0 cm2/V⋅s and 6.1 cm2/V⋅s are achieved for 1-nm and 2-nm ITO. 
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1. Wet Etching of ITO Thin Film 
 
 
Figure S1 AFM measurement on ITO films with different wet etching times: (a) as deposited, (b) 5s, (c) 8s, (d) 
9s, by diluted HCl solution (3.4%). 
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Figure S2 Surface roughness by AFM measurement on ITO films with different thicknesses: (a) 10 nm as 
deposited, (b) 5 nm, (c) 2 nm, (d) 1 nm. 
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2. C-V Measurement of the Gate Stack 
 
 
3. I-V Characteristics of ITO Transistors without Channel Recess 
 
  
 
Figure S3 C-V characteristics of p+ Si/20 nm HZO/3 nm Al2O3/10 nm ITO stack. 
 
 
Figure S4 ID-VGS characteristics of ITO transistors with channel length of 20 μm and channel thickness of 10 
nm. (a) 90 nm SiO2 and (b) 20 nm HZO/3 nm Al2O3 are used as gate insulators, respectively.  
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4. I-V Characteristics of ITO Transistors with Dielectric Gate Insulator 
 
ID-VGS characteristics of ITO transistors with dielectric (DE) 90 nm SiO2 as gate insulator 
and Lch of 20 μm and Tch of 1 nm and 2 nm are shown in Fig. S5(a) and S5(b). ITO transistors 
with FE HZO as gate insulator have much higher current density than ITO transistors with DE 
SiO2 as gate insulator, indicating the polarization charges in FE HZO enhance the carrier density 
in ITO channel. 
  
 
Figure S5 ID-VGS characteristics of ITO transistors with channel length of 20 μm and channel thickness of (a) 1 
nm and (b) 2 nm. 90 nm SiO2 is used as gate insulators.  
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5. Minor Loops in ITO Transistor with Ferroelectric Gating 
 
 
Fig. S6(a) shows the ID-VGS characteristics of an ITO transistor with Lch of 3 μm and Tch 
of 2 nm at VDS=1 V and at different voltage sweep ranges (from 15 V down to 4 V). Fig. S6(b)-
(g) are the individual double sweep ID-VGS curves at different voltage sweep range. As we can 
see, the counterclockwise hysteresis loop becomes smaller at reduced voltage sweep range, 
indicating less polarizaiton charge. The device doesn’t exhibit memory window as large as 
ferroelectric field-effect transistors made of Si or Ge,1,2 suggesting ferroelectric polarization 
 
Figure S6 ID-VGS characteristics of an ITO transistor with channel length of 3 μm and channel thickness of 2 nm, 
measured at different gate voltage sweep ranges.  
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switching with a wideband gap semiconductor channel may be fundamentally different. 
6. Channel Length Scaling of ITO Transistor 
 
  
 
Figure S7 ID-VGS characteristics of ITO transistors with channel thickness of 1 nm and channel length from 40 
μm down to 3 μm. 
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Figure S8 ID-VGS characteristics of ITO transistors with channel thickness of 2 nm and channel length from 40 
μm down to 1 μm. 
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7. Series Resistance in ITO transistors 
 
  
 
Figure S9 (a) and (c) on-resistance versus channel length for ITO transistors with Tch of 2 nm and 1 nm at 
different VGS-VT. (b) and (d) Zoomed on-resistance versus channel length of (a) and (c). RSD of ITO transistors 
with 2-nm ITO is extracted to be 0.14 Ω⋅mm and RSD of ITO transistors with 1-nm ITO is extracted to be 0.15 
Ω⋅mm. 
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8. Carrier Density of ITO transistors 
μeff of 26.0 cm2/V⋅s and 6.1 cm2/V⋅s are achieved for 2-nm and 1-nm thick ITO, as 
shown in Fig. 4. Carrier density can be estimated according to ID=n2DqμE, where n2D is the 2D 
carrier density, q is the elementary charge, μ is the mobility, E is the source to drain electric field. 
According to this equation, the carrier density in 1-nm and 2-nm ITO channel can be calculated 
as shown in Fig. S10. Carrier density of 1-nm and 2-nm ITO are similar, with maximum n2D 
about 0.8×1014 /cm2. Therefore, the current density difference between 1-nm and 2-nm ITO 
comes from the mobility difference. The reduction of drain current density in devices with 1-nm 
ITO channel is the result of mobility degradation from surface scattering. For 2-nm ITO 
transistor with 90 nm SiO2 as gate insulator (Fig. S5(b)), according to μeff=26.0 cm2/V⋅s, a 
maximum n2D of 4.9×1012 /cm2 is obtained. For 1-nm ITO transistor with 90 nm SiO2 as gate 
insulator (Fig. S5(a)), according to μeff=6.1 cm2/V⋅s, a maximum n2D of 7.2×1012 /cm2 is 
obtained. n2D is more than one order of magnitude higher in ITO transistor with FE gating (n2D > 
8×1013 /cm2). Such difference cannot be the result of different EOT. For example, for 50 V on 90 
nm SiO2, the voltage/EOT is about 0.6 V/nm; for 13 V on 20 nm HZO/3 nm Al2O3, the 
voltage/EOT is about 2.4 V/nm. The difference in displacement field is only 4 times. Therefore, 
only EOT difference itself cannot lead to the enhancement demonstrated in this work. 
Considering the low current density in ITO transistors with SiO2 as gate insulator, as shown in 
Fig. S5(a) and S5(b), the high carrier density in ITO transistor with FE HZO as gate insulator 
comes from the enhancement by FE polarization. 
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9. Device Variations 
The ITO deposition was done by sputtering so that this technology can be used for large-
area fabrication process. Fig. S11 shows ID-VGS characteristics of 13 ITO transistors with 
channel thickness of 2 nm and channel length of 3 μm, showing similar switching characteristics. 
The device-to-device variation comes from variation in wet etching process. Such variation can 
be further improved by introducing dry etching or re-growth source/drain process. 
The off-state current in this work comes from the gate leakage current through FE HZO, 
as shown in Fig. S12. IG and ID at off-state are very similar. Therefore, the off-state current 
variation in this work originates from the gate leakage current variation.  
 
Figure S10 Carrier density versus gate voltage for 1-nm and 2-nm ITO. 
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Figure S11 ID-VGS characteristics of 13 ITO transistors with channel thickness of 2 nm and channel length of 3 
μm. 
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Figure S12 ID-VGS and IG-VGS characteristics of (a) an ITO transistor with channel thickness of 2 nm and channel 
length of 0.6 μm and (b) an ITO transistor with channel thickness of 1 nm and channel length of 0.8 μm. 
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